

Aligned Scheduling: Cache-efficient Instruction Scheduling for VLIW Processors

Vasileios Porpodas [†] and Marcelo Cintra ^{†*}

School of Informatics, University of Edinburgh[†]
Intel Labs Braunschweig^{*}

LCPC 2013

Energy efficiency, VLIWs and Scheduling

- Mobile era

Energy efficiency, VLIWs and Scheduling

- Mobile era
- Energy becomes a major design constraint



Energy efficiency, VLIWs and Scheduling

- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy



Energy efficiency, VLIWs and Scheduling

- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy
- VLIW processors:
high-performance and statically scheduled



Energy efficiency, VLIWs and Scheduling

- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy
- VLIW processors:
high-performance and statically scheduled
- Suffer from unpredictable cache latencies



Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)




Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)



Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)




Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)




Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)



Hardware Load-Use interlocking (1/3)

- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)
- Most effective at hiding latency - Expensive hardware



Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)




Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)




Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)




Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)




Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)



Hardware Load-Use interlocking (2/3)

- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)
- Effective at hiding some latency



Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)



Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)




Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)




Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)




Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)




Hardware Load-Use interlocking (3/3)

- VLIW Processors with **NO** Load-Use Interlocking (Stall-On-Miss)
- Poor performance under lots of misses



Levels of Load-Use interlocking




Increasing Hardware Complexity




Levels of Load-Use interlocking

- No interlocks (Stall-On-Miss SOM)




Levels of Load-Use interlocking

- No interlocks (Stall-On-Miss SOM)
- VLIW-level interlocks (Stall-On-Use SOU)




Levels of Load-Use interlocking

- No interlocks (Stall-On-Miss SOM)
- VLIW-level interlocks (Stall-On-Use SOU)
- Instruction-level Full Scoreboarding



Observation: Load Semantics on SOM


- Missing Loads have different semantics from Long-Latency instructions



**Non-Load instruction
Or Cache-HIT**

Observation: Load Semantics on SOM

- Missing Loads have different semantics from Long-Latency instructions
- Existing schedulers treat them as equivalent



	A	B
0	(A)	(B)
1		(C)
2		(X)
3		(D)


a. Execution overlap of long-latency A with B,C



Non-Load instruction
Or Cache-HIT

Observation: Load Semantics on SOM

- Missing Loads have different semantics from Long-Latency instructions
- Existing schedulers treat them as equivalent



0	(A)	(B)
1		(C)
2		✗
3		(D)

a. Execution overlap of long-latency A with B,C


- Non-Load instruction Or Cache-HIT
- Load-MISS instruction

Stall-On-Miss	
0	(A)
1	✗
2	✗
3	(C)
4	(D)

b. No execution overlap of Load-MISS A (only B)

Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM



Non-Load instruction




Load-HIT instr.



Load-MISS instr.

Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM



Non-Load instruction




Load-HIT instr.



Load-MISS instr.

Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls



Non-Load instruction




Load-HIT instr.



Load-MISS instr.


Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned Scheduling optimized for SOM




Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned Scheduling optimized for SOM




Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned Scheduling optimized for SOM
- Exploit Multiple simultaneous Misses




Motivation: Aligning Multiple Loads

- SOM hardware is incapable of hiding misses




Motivation: Aligning Multiple Loads

- SOM hardware is incapable of hiding misses
- Improve performance by aligning Loads



Motivation: Aligning Multiple Loads

- SOM hardware is incapable of hiding misses
- Improve performance by aligning Loads
- Multiple misses occur simultaneously → fewer stalls



Outline


Introduction

Aligned Scheduling


Experimental Setup and Results

Conclusion

Aligned Scheduling




Aligned Scheduling



Aligned Scheduling




Aligned Scheduling




Aligned Scheduling

- Plug-in to well established scheduler structure




Aligned Scheduling

- Plug-in to well established scheduler structure
- Better selection of instruction to be scheduled
- Override default priorities



Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads



Baseline Scheduler	All Hits	Stall-On-Miss	Stall-On-Use	
	0	1	2	3
b. Baseline (all HITs)	A B C D E F			
Aligned-HLPL				
True dependence	→	Y Non-LOAD instr. X LOAD instr.		

Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads



	All Hits	Stall-On-Miss	Stall-On-Use																
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		
A	C																		
B	E																		
D																			
F																			
A	C																		
B	E																		
D																			
F																			
b. Baseline (all HITs)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		
A	C																		
B	E																		
D																			
F																			
A	C																		
B	E																		
D																			
F																			
Aligned-HLPL																			
→ True dependence	(Y) Non-LOAD instr.	(X) LOAD instr.																	

Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads



	All Hits	Stall-On-Miss	Stall-On-Use																																																												
Baseline Scheduler	<table border="1"> <tr><td>0</td><td>A</td><td>C</td></tr> <tr><td>1</td><td>B</td><td>E</td></tr> <tr><td>2</td><td>D</td><td></td></tr> <tr><td>3</td><td>F</td><td></td></tr> </table>	0	A	C	1	B	E	2	D		3	F		<table border="1"> <tr><td>0</td><td>A</td><td>C</td></tr> <tr><td>1</td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td></tr> <tr><td>3</td><td>B</td><td>E</td></tr> <tr><td>4</td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td></tr> <tr><td>6</td><td>D</td><td></td></tr> <tr><td>7</td><td>F</td><td></td></tr> </table>	0	A	C	1			2			3	B	E	4			5			6	D		7	F		<table border="1"> <tr><td>0</td><td>A</td><td>C</td></tr> <tr><td>1</td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td></tr> <tr><td>3</td><td>B</td><td>E</td></tr> <tr><td>4</td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td></tr> <tr><td>6</td><td>D</td><td></td></tr> <tr><td>7</td><td>F</td><td></td></tr> </table>	0	A	C	1			2			3	B	E	4			5			6	D		7	F	
0	A	C																																																													
1	B	E																																																													
2	D																																																														
3	F																																																														
0	A	C																																																													
1																																																															
2																																																															
3	B	E																																																													
4																																																															
5																																																															
6	D																																																														
7	F																																																														
0	A	C																																																													
1																																																															
2																																																															
3	B	E																																																													
4																																																															
5																																																															
6	D																																																														
7	F																																																														
b. Baseline (all HITs)		d. Baseline (all MISSes)	f. Baseline (all MISSes)																																																												
Aligned-HLPL																																																															
→ True dependence	∅ Non-LOAD instr.	⊗ LOAD instr.																																																													

Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load



	All Hits	Stall-On-Miss	Stall-On-Use																								
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
b. Baseline (all HITs)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
c. HLPL (all HITs)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F																			
A	E																										
B	C																										
D																											
F																											
d. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
e. HLPL (all MISSes)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F																			
A	E																										
B	C																										
D																											
F																											
f. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F																			
A	C																										
B	E																										
D																											
F																											
Aligned-HLPL	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F																			
A	E																										
B	C																										
D																											
F																											
True dependence	 Non-LOAD instr.  LOAD instr.																										

Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load
- Miss overlapping
- Faster execution



	All Hits	Stall-On-Miss	Stall-On-Use																								
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
b. Baseline (all HITs)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
d. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
f. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F																			
A	C																										
B	E																										
D																											
F																											
Aligned-HLPL	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F										
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
c. HLPL (all HITs)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F										
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
e. HLPL (all MISSes)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F																			
A	E																										
B	C																										
D																											
F																											
→ True dependence		⌚ Non-LOAD instr.																									
		⊗ LOAD instr.																									

Aligned-HLPL (Hoist Low Priority Loads)


- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load
- Miss overlapping
- Faster execution



	All Hits	Stall-On-Miss	Stall-On-Use																								
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
b. Baseline (all HITs)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
d. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
f. Baseline (all MISSes)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F	
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
A	C																										
B	E																										
D																											
F																											
	Aligned-HLPL																										
c. HLPL (all HITs)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F	
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
e. HLPL (all MISSes)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F	
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
g. HLPL (all MISSes)	<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F		<table border="1"> <tr><td>A</td><td>E</td></tr> <tr><td>B</td><td>C</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	E	B	C	D		F	
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
A	E																										
B	C																										
D																											
F																											
True dependence		Y Non-LOAD instr. X LOAD instr.																									

Aligned-LLPL (Lower Low Priority Loads)

- Unaligned Loads




	All Hits	Stall-On-Miss	Stall-On-Use								
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F			
A	C										
B	E										
D											
F											
b. Baseline (all HITs)											
Aligned-LLPL											

Empty issue slot
 LOAD HIT
 Non-LOAD insr.
 LOAD MISS

Aligned-LLPL (Lower Low Priority Loads)


- Unaligned Loads



	All Hits	Stall-On-Miss	Stall-On-Use																
Baseline Scheduler	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		
A	C																		
B	E																		
D																			
F																			
A	C																		
B	E																		
D																			
F																			
b. Baseline (all HITs)	<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		<table border="1"> <tr><td>A</td><td>C</td></tr> <tr><td>B</td><td>E</td></tr> <tr><td>D</td><td></td></tr> <tr><td>F</td><td></td></tr> </table>	A	C	B	E	D		F		
A	C																		
B	E																		
D																			
F																			
A	C																		
B	E																		
D																			
F																			
Aligned-LLPL																			
□ Empty issue slot ■ LOAD HIT □ Non-LOAD insr. ■ LOAD MISS																			

Aligned-LLPL (Lower Low Priority Loads)


- Unaligned Loads



	All Hits	Stall-On-Miss	Stall-On-Use
Baseline Scheduler	b. Baseline (all HITs)	d. Baseline (all MISSes)	f. Baseline (all MISSes)
Aligned-LLPL			
			

Aligned-LLPL (Lower Low Priority Loads)


- Unaligned Loads
- Delay the execution of low-priority Loads



	All Hits	Stall-On-Miss	Stall-On-Use																																																																								
	Baseline Scheduler																																																																										
b. Baseline (all HITs)	<table border="1"> <tr><td>0</td><td>A</td><td>C</td><td></td></tr> <tr><td>1</td><td>B</td><td>E</td><td></td></tr> <tr><td>2</td><td>D</td><td></td><td></td></tr> <tr><td>3</td><td>F</td><td></td><td></td></tr> </table>	0	A	C		1	B	E		2	D			3	F			<table border="1"> <tr><td>0</td><td>A</td><td>C</td><td></td></tr> <tr><td>1</td><td></td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td><td></td></tr> <tr><td>3</td><td>B</td><td>E</td><td>stall</td></tr> <tr><td>4</td><td></td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td><td></td></tr> <tr><td>6</td><td>D</td><td></td><td></td></tr> <tr><td>7</td><td>F</td><td></td><td></td></tr> </table>	0	A	C		1				2				3	B	E	stall	4				5				6	D			7	F			<table border="1"> <tr><td>0</td><td>A</td><td>C</td><td></td></tr> <tr><td>1</td><td>B</td><td>E</td><td></td></tr> <tr><td>2</td><td></td><td></td><td></td></tr> <tr><td>3</td><td></td><td></td><td></td></tr> <tr><td>4</td><td>D</td><td></td><td></td></tr> <tr><td>5</td><td>F</td><td></td><td></td></tr> </table>	0	A	C		1	B	E		2				3				4	D			5	F		
0	A	C																																																																									
1	B	E																																																																									
2	D																																																																										
3	F																																																																										
0	A	C																																																																									
1																																																																											
2																																																																											
3	B	E	stall																																																																								
4																																																																											
5																																																																											
6	D																																																																										
7	F																																																																										
0	A	C																																																																									
1	B	E																																																																									
2																																																																											
3																																																																											
4	D																																																																										
5	F																																																																										
d. Baseline (all MISSes)	<table border="1"> <tr><td>0</td><td>A</td><td></td><td></td></tr> <tr><td>1</td><td></td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td><td></td></tr> <tr><td>3</td><td></td><td></td><td></td></tr> </table>	0	A			1				2				3				<table border="1"> <tr><td>0</td><td>A</td><td>C</td><td></td></tr> <tr><td>1</td><td>B</td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td><td></td></tr> <tr><td>3</td><td></td><td></td><td></td></tr> <tr><td>4</td><td></td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td><td></td></tr> <tr><td>6</td><td>D</td><td></td><td></td></tr> <tr><td>7</td><td>F</td><td></td><td></td></tr> </table>	0	A	C		1	B			2				3				4				5				6	D			7	F			<table border="1"> <tr><td>0</td><td>A</td><td>C</td><td></td></tr> <tr><td>1</td><td>B</td><td>E</td><td></td></tr> <tr><td>2</td><td></td><td></td><td></td></tr> <tr><td>3</td><td></td><td></td><td></td></tr> <tr><td>4</td><td></td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td><td></td></tr> </table>	0	A	C		1	B	E		2				3				4				5			
0	A																																																																										
1																																																																											
2																																																																											
3																																																																											
0	A	C																																																																									
1	B																																																																										
2																																																																											
3																																																																											
4																																																																											
5																																																																											
6	D																																																																										
7	F																																																																										
0	A	C																																																																									
1	B	E																																																																									
2																																																																											
3																																																																											
4																																																																											
5																																																																											
c. HLPL (all HITs)	<table border="1"> <tr><td>0</td><td>A</td><td>E</td><td></td></tr> <tr><td>1</td><td>B</td><td>C</td><td></td></tr> <tr><td>2</td><td>D</td><td></td><td></td></tr> <tr><td>3</td><td>F</td><td></td><td></td></tr> </table>	0	A	E		1	B	C		2	D			3	F																																																												
0	A	E																																																																									
1	B	C																																																																									
2	D																																																																										
3	F																																																																										
	<table border="1"> <tr><td>Empty issue slot</td><td>LOAD HIT</td></tr> <tr><td>Non-LOAD insr.</td><td>LOAD MISS</td></tr> </table>	Empty issue slot	LOAD HIT	Non-LOAD insr.	LOAD MISS																																																																						
Empty issue slot	LOAD HIT																																																																										
Non-LOAD insr.	LOAD MISS																																																																										

Aligned-LLPL (Lower Low Priority Loads)

- Unaligned Loads
- Delay the execution of low-priority Loads
- Miss overlapping
- Increases chances that Loads will be aligned later




	All Hits	Stall-On-Miss	Stall-On-Use	
	Baseline Scheduler	b. Baseline (all HITs)	d. Baseline (all MISSes)	f. Baseline (all MISSes)
	c. HLPL (all HITs)	e. HLPL (all MISSes)		
0	A C	A C	A C	A C
1	B E		B E	B E
2	D			
3	F			
0	A C	A C	A C	A C
1				
2				
3				
4				
5				
6				
7				
0	A E	A E	A E	A E
1	B C		B C	B C
2	D			
3	F			

Legend:

- Empty issue slot
- LOAD HIT
- Non-LOAD insr.
- LOAD MISS

Aligned-LLPL (Lower Low Priority Loads)


- Unaligned Loads
- Delay the execution of low-priority Loads
- Miss overlapping
- Increases chances that Loads will be aligned later



	All Hits		Stall-On-Miss	
	Baseline Scheduler	b. Baseline (all HITs)	d. Baseline (all MISSes)	f. Baseline (all MISSes)
	c. HLPL (all HITs)	e. HLPL (all MISSes)	g. HLPL (all MISSes)	
0	A C	A C	A C	A C
1	B E		B E	B E
2	D			
3	F			
0	A C	A C	A C	A C
1				
2				
3				
4				
5				
6				
7				
0	A E	A E	A E	A E
1	B C		B C	B C
2	D			
3	F			
0	A E	A E	A E	A E
1	B C		B C	B C
2				
3				
4				
5				
0	Empty issue slot	LOAD HIT	Non-LOAD insr.	LOAD MISS
1				


Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)




Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)



Alignment Heuristic

- Choose between HLPL and LLPL depending on highest priority instruction in the ready list (B)



Outline

Introduction


Aligned Scheduling

Experimental Setup and Results

Conclusion


Experimental Setup

- Compiler: GCC-4.5.0, Modified Haifa-Scheduler



Experimental Setup


- Compiler: GCC-4.5.0, Modified Haifa-Scheduler



- Architecture
 - IA64-based 4 issue VLIW
 - Modified SKI IA64 simulator


Experimental Setup

- Compiler: GCC-4.5.0, Modified Haifa-Scheduler




- Architecture
 - IA64-based 4 issue VLIW
 - Modified SKI IA64 simulator
- Benchmarks: SPEC CINT2000 and MediabenchII Video

Results: jpeg (4-issue), Cycles




- Big improvement for small L1

Results: jpeg (4-issue), Cycles




- Big improvement for small L1
- HLPL and LLPL act cooperatively

Results: jpeg (4-issue), Cycles




- Big improvement for small L1
- HLPL and LLPL act cooperatively
- Improves SOM, performance close to SOM on double the cache.

Results: jpeg (4-issue), Cycles




- Big improvement for small L1
- HLPL and LLPL act cooperatively
- Improves SOM, performance close to SOM on double the cache.
- Improves SOU

Results: jpeg (4-issue), Miss-Overlap




- Increase Miss overlapping, proof that Aligned Scheduling achieves its goal

Results: jpeg (4-issue), Mem Access Time




- Aligned scheduling improves the average memory access time

Results: jpeg (4-issue), Mem Access Time




- Aligned scheduling improves the average memory access time
- Proof that Aligned Scheduling helps hide cache misses

Results: jpeg (4-issue), Miss Rates





- Miss Rates don't change
- A miss is counted as a miss even if it overlaps

Results: jpeg (4-issue), Miss Rates




- Miss Rates don't change
- A miss is counted as a miss even if it overlaps


Results: All Benchmarks, Performance




Results: All Benchmarks, Performance




- Improves SOM on avg
- Up to 20% speedup





Results: All Benchmarks, Performance



- Improves SOM on avg
- Up to 20% speedup
- Up to 3% slowdown




Results: All Benchmarks, Performance




- Improves SOM on avg
- Up to 20% speedup
- Up to 3% slowdown
- Correlation between Miss overlapping and performance

Results: All Benchmarks, Mem Access Time




- Improved memory access latency

Results: All Benchmarks, Mem Access Time




- Improved memory access latency
- SOU consistently better at hiding latencies (hardware support)

Results: All Benchmarks, Miss Rates



- Miss rates remain largely unchanged



Conclusion

Proposed Aligned Scheduling, a scheduler for VLIWs that:

- Incorporates micro-architectural knowledge of load-use interlocking hardware
- Exploits statically known MLP
- Generates schedules resilient to cache misses on VLIWs

Aligned Scheduling: Cache-efficient Instruction Scheduling for VLIW Processors

Vasileios Porpodas [†] and Marcelo Cintra ^{†*}

School of Informatics, University of Edinburgh[†]
Intel Labs Braunschweig^{*}

LCPC 2013